

LESSONPLAN

Department: CSE		Semester: 3 rd	Name of Faculty: Sri Manoj Kumar Pradhan
Subject: DE & CO(TH-4)	No. of days/ week Class allotted: 3	Effective From Date: 01.07.2026	
		Topic to be Covered:	
		Theory	
Week	Class Day	UNIT 1: Introduction to Digital Electronics:	
1 st	1 st	Difference Between Analog and Digital Signals	
	2 nd	Number Systems: Binary, Octal, Decimal	
	3 rd	Number Systems: Hexadecimal	
2 nd	1 st	Conversion Between Number Systems	
	2 nd	Binary Arithmetic	
	3 rd	Boolean Algebra: Basic Operations, Laws, and Simplification	
3 rd	1 st	Boolean Algebra: Basic Operations, Laws, and Simplification	
	2 nd	1. Doubt Clearing class 2. Quiz test 3. Assignment	
	3 rd	UNIT 2: Logic Gates and Circuits: Logic Gates: AND, OR, NOT	
4 th	1 st	NAND, NOR, XOR, XNOR	
	2 nd	Design and Simplification of Logic Circuits Using Boolean Algebra	
	3 rd	Karnaugh Maps (K-Maps) for Simplification	
5 th	1 st	Karnaugh Maps (K-Maps) for Simplification	
	2 nd	Practical Applications of Logic Gates in Real-World Circuits	
	3 rd	1. Doubt Clearing class 2. Quiz test 3. Assignment	
6 th	1 st	UNIT 3: Combinational and Sequential Circuits: Combinational Circuits: Multiplexers	
	2 nd	Combinational Circuits: Demultiplexers	
	3 rd	Encoders, and Decoders	
7 th	1 st	Sequential Circuits: Flip-Flops (SR, JK, D, T)	
	2 nd	Sequential Circuits: Flip-Flops (SR, JK, D, T) and Their Applications	
	3 rd	Counters: Synchronous and Asynchronous Counters	
8 th	1 st	Registers and Shift Registers: Types and Uses	
	2 nd	1. Doubt Clearing class 2. Quiz test 3. Assignment	
	3 rd	UNIT 4: Fundamentals of Computer Organization: Basic Structure of a Computer: CPU, Memory, Input/Output Devices	
9 th	1 st	Basic Structure of a Computer: CPU, Memory, Input/Output Devices	
	2 nd	Instruction Cycle: Fetch, Decode, Execute	
	3 rd	Memory Organization: Types of Memory	
10 th	1 st	(RAM, ROM, Cache, Virtual Memory),	
	2 nd	Introduction to Buses: Address Bus, Data Bus, and Control Bus	
	3 rd	Address Bus, Data Bus, and Control Bus	

11 th	1 st	1. Doubt Clearing class 2. Quiz test 3. Assignment
	2 nd	UNIT 5: Processor Architecture and Control: Unit Introduction to Microprocessors and Microcontrollers
	3 rd	Microprocessors and Microcontrollers
12 th	1 st	Basics of Arithmetic Logic Unit (ALU) and Control Unit
	2 nd	Instruction Set Architecture (ISA):
	3 rd	RISC vs CISC Pipelining
13 th	1 st	and Performance Optimization in Processors
	2 nd	1. Doubt Clearing class 2. Quiz test 3. Assignment
	3 rd	UNIT 6: Input/Output Systems and Advanced Topics: I/O Devices and Interfaces: Keyboard, Mouse, Printers, and Storage Devices
14 th	1 st	Interrupts and DMA (Direct Memory Access),
	2 nd	Overview of Modern Trends: Multicore Processors
	3 rd	GPUs, and Embedded Systems
15 th	1 st	Mini- Project: Design a Simple Digital Circuit or Simulate a Basic CPU Operation
	2 nd	Mini- Project: Design a Simple Digital Circuit or Simulate a Basic CPU Operation
	3 rd	1. Doubt Clearing class 2. Quiz test 3. Assignment

Mang Kumar Pradhan
Signature of Faculty

Rasmita Patra
Miss. Rasmita Patra
HOD, CSE (I/C)
Govt. Polytechnic, Kandhamal